<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>A 1/f noise upconversion reduction technique applied to class-D and class-F oscillators</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Shahmohammadi, Mina; Babaie, Masoud; Staszewski, Robert Bogdan</td>
</tr>
<tr>
<td><strong>Publication Date</strong></td>
<td>2015-02-26</td>
</tr>
<tr>
<td><strong>Publication information</strong></td>
<td>Proceedings of 2015 IEEE International Solid-State Circuits Conference (ISSCC) 2015</td>
</tr>
<tr>
<td><strong>Publisher</strong></td>
<td>IEEE</td>
</tr>
<tr>
<td><strong>This item's record/more information</strong></td>
<td><a href="http://hdl.handle.net/10197/7316">http://hdl.handle.net/10197/7316</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>© © 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.</td>
</tr>
<tr>
<td><strong>DOI</strong></td>
<td><a href="http://dx.doi.org/10.1109/ISSCC.2015.7063117">http://dx.doi.org/10.1109/ISSCC.2015.7063117</a></td>
</tr>
</tbody>
</table>
25.4 A 1/f Noise Upconversion Reduction Technique Applied to Class-D and Class-F Oscillators

Mina Shahmohammadi, Masoud Babaei, Robert Bogdan Staszewski
Delft University of Technology, Delft, The Netherlands

The 1/f (flicker) noise up-conversion degrades the close-in spectrum of CMOS RF oscillators. The resulting 1/f phase noise (PN) can be an issue in PLLs with a loop bandwidth of <1MHz, which practically applies to all cellular phones. Noise filtering [1] and adding resistors in series with gm-devices drain [2] have shown significant reduction of 1/f oscillator PN corner. However, the former needs an additional tunable inductor and the latter degrades PN in the 20dB/dec region, especially in low VDD and high current consumption oscillators.

The flicker noise can up-convert via two major phenomena. First, tail current flicker noise can modulate the oscillating waveform amplitude, which can convert to PN through a nonlinear C-V characteristic of varactors and active devices. The second mechanism is the Grozskowski effect [3]. The presence of harmonic components of the active device current can cause a frequency drift of the tank resonance (see Fig. 25.4.1-top). The fundamental drain current \(i_{th}\) flows into \(R_t\) (equivalent parallel resistance of the tank), while its 2\(^{nd}\) and 3\(^{rd}\) harmonic components, \(i_{2th}\) and \(i_{3th}\), mainly take the capacitance path due to its lower impedance. Consequently, the reactive energy stored in the inductance and capacitance is perturbed, shifting the oscillation frequency \(\Delta\omega\) lower to satisfy the resonance condition. This shift is static but any variation in the \(i_{2th}\) (or \(i_{3th}\)) to \(i_{th}\) ratio due to the 1/f noise can modulate \(\Delta\omega\) and show itself as the 1/f PN, see Fig. 25.4.1(top-left). This phenomenon is clearly visible and now dominant in oscillators with the customary tail current source transistor removed, which is the trend in nanoscale CMOS.

Suppose the tank input impedance \(Z_{in}\) demonstrates other peaks at the strong harmonics of the fundamental frequency \(\omega_0\). These harmonics would mainly flow into their relative equivalent resistance of \(Z_{eq}\) instead of its capacitive part, as is shown in Fig. 25.4.1-bottom. Consequently, Grozskowski’s effect on the 1/f noise up-conversion will reduce significantly. Specifically core transistor flicker noise modulates the 2\(^{nd}\) harmonic of oscillator’s virtual ground. This modulation generates 2\(^{nd}\) harmonic current in the parasitic \(C_{pp}\) capacitors and gets injected to the tank. Consequently, the \(i_{2th}\) component is usually the main contributor to the frequency shift. In this work we introduce a tank topology that effectively traps \(i_{2th}\) in its resistive part without the cost of an extra area. The tank derives this characteristic from the different behavior of inductors and transformers in differential (DM) and common mode (CM) excitations.

Fig. 25.4.2 shows a 2-turn inductor in DM and CM excitations. In DM, the currents in each turn are in the same direction resulting in an additive flux, while in CM, the opposite currents cancel each other’s magnetic flux. Due to this cancellation, the effective CM inductance is very low. The “F2” inductor is designed with appropriate spacing between the windings and demonstrates a 4x smaller effective inductance for CM inputs than for DM inputs. The CM input signals cannot see the differential capacitances, hence to be able to set a CM resonance, the capacitors across the tank have to be single-ended. The input impedance of the F2 tank, \(Z_n\), demonstrates two resonant frequencies, \(\omega_{CM0}\), \(\omega_{DM0}\), and \(\omega_{CM}\), \(\omega_{DM}\). The precise inductor geometry controlled by lithography maintains \(L_{CM}/L_{DM}=4\) and hence \(\omega_{CM}/\omega_{DM}=2\) over the full tuning range, TR. The lower and broader CM impedance, compared to that of DM, guarantees the 2\(^{nd}\) harmonic current flowing mainly to the additive resistive part, even if CM resonant frequency is mis-tuned by 10%.

Fig. 25.4.3 shows a 1:2 turns transformer excited by DM and CM input signals at its primary. In DM excitation, the induced currents at the secondary circulate in the same direction leading to a strong coupling factor, \(k_m\). On the other hand, in CM excitation, the induced currents cancel each other, resulting in a weak \(k_m\). The “F2,3” tank employs the F2,3 transformer, single-ended primary and differential secondary capacitors. This tank has two DM and one CM resonant frequencies. For resistive traps at 2\(^{nd}\) and 3\(^{rd}\) harmonics, \(\omega_{DM0}/\omega_{DM}\) and \(\omega_{CM0}/\omega_{CM}\), resulting in LC=3LC=5 and \(k_m=0.72\) [4]. In reality, \(L_{CM}/L_{DM}\) due to the metal track inductance \(L_t\) connecting the center tap to the supply, thus lower \(k_m\), is needed to satisfy both F2 and F3 operations. Unlike the F2 tank, in the F2,3 tank, the \(\omega_{CM0}/\omega_{CM}\) and \(\omega_{DM0}/\omega_{DM}\) ratio is no longer only dependent on the inductive parts. Careful design of the tunable single-ended primary and differential secondary capacitor banks maintain \(\omega_{CM0}/\omega_{CM}=2\) and \(\omega_{DM0}/\omega_{DM}=3\) over the full TR.

To demonstrate how this technique can reduce the flicker noise up-conversion, we employ the F2-tank to a class-D [5], and F2,3-tank to a class-F [4] oscillator. These classes of oscillator are chosen for their strong amount of \(i_{2th}\).

The original class-D oscillator shows promising performance in the 1/P region but it suffers from the strong 1/f noise up-conversion and frequency supply pushing. All known mitigation techniques (e.g., [6]) seem either ineffective or unsuitable. As shown in Fig. 25.4.4-top, the class-D/F2 oscillator adopts the F2 tank. The gm-devices \(M_1\) and \(M_2\) inject a large \(i_{2th}\) current into the tank due to the ground-clipping of signals. Fig. 25.4.4 also compares class-D and F2 waveforms. Clearly the rise/fall times are more symmetric in the class-D/F2 oscillator, which translates to lower DC value of gm-transistors’ ISF function and thus lower the 1/f noise up-conversion. The class-D oscillator shows 0.8–2.5MHz 1/f corner frequency. A version of class-D with a tail filter [6] was also designed in [5]. A resonator at 2\(\omega_0\) is interposed between the common source of the transistors and ground. This method is only partially effective, lowering 1/P PN corner to 0.6–1MHz, since it only linearizes the gm device and partially reduces the \(i_{2th}\) amount. Our method traps \(i_{2th}\) in the tank and simulations predict the 1/f PN corner of -50kHz.

The class-F2 oscillator has a pseudo square-wave oscillation waveform by designing \(\omega_{DM}/\omega_{DM0}=5/3\) and avoiding filtering of \(i_{2th}\) in the tank. The special ISF function of square waveform oscillation leads to a better PN performance. Simulations show that in this oscillator \(i_{2th}\) can be as high as \(i_{th}\). The class-F2,3 oscillator replaces the class-F2 tank with the F2,3 one, as shown in Fig. 25.4.4-bottom. Simulations show that the pseudo square wave of class-F is preserved and the 1/P PN corner can be reduced from 300–700 kHz to -30 kHz. The class-D/F2 oscillator was prototyped in 40 nm 1P8M CMOS process without ultra-thick metal layers. The chip micrograph is shown in Fig. 25.4.7-left. The tank employs a 1.5nH inductor with simulated Q-factor of 12 at 3GHz. M1,2 are (200/0.04)µm low-V devices which guarantee start-up and class-D operation over PVT. The oscillator is tunable between 3.3–4.5GHz (31% TR) with a 6-bit MOM capacitor bank. Fig. 25.4.5-top shows the PN plots at \(f_{max}\) and \(f_{min}\) oscillation frequencies, with \(V_{DD}=0.5V\). The 1/P PN corner is ~100 kHz at \(f_{max}\) and reduces to 60 kHz when all switches are on at \(f_{min}\).

The class-F2,3 oscillator was prototyped in 40 nm 1P7M CMOS process with an ultra-thick metal layer (see Fig. 25.4.7-right). The tank primary and secondary are 0.58nH and 1.5nH, respectively, and \(K_m=0.67\). The simulated Q-factor of the primary and secondary windings are 13 and 15 at 9GHz. M1,2 are (640/0.27)µm thick oxide devices to tolerate large gate voltage swings. The oscillator is tunable between 5.4–7GHz (25% TR) with two 6-bit MOM capacitor banks. Fig. 25.4.5-bottom shows the PN plots at \(f_{max}\) and \(f_{min}\) oscillation frequencies, with \(V_{DD}=1V\). The 1/P PN corner is ~130 kHz at \(f_{max}\) and reduces to 60 kHz when all switches are on at \(f_{min}\).

In both oscillators the PN in the 1/P region fits well with the simulations. However, the 1/P PN corner is at least ~2x higher than expected mainly due to a \(2\omega_0\) disturbance on the supply rail created by the oscillator output buffer. Fig. 25.4.6 summarizes the oscillators’ performance and compares them with their counterpart reference designs. Even with the performance degradation due to the unavoidable supply sharing, this technique demonstrates >10–15x improvement in the 1/P PN corner in class-D and 5x improvement in class-F with no extra area penalty. It also significantly improves supply pushing.

Acknowledgment:
We thank RF Dept. of HiSilicon and EU ERC Starting Grant 307624.

References:
Figure 25.4.1: Current harmonic paths and frequency drift.

Figure 25.4.2: $F_2$ inductor, $F_2$ tank and tank's input impedance.

Figure 25.4.3: $F_{2,3}$ transformer, $F_{2,3}$ tank and tank's input impedance.

Figure 25.4.4: Oscillators' schematics and waveforms.

Figure 25.4.5: Oscillators' measured PN.

Figure 25.4.6: Comparison with relevant oscillators.
Figure 25.4.7: Oscillators’ chip micrograph.