<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>A TDD/FDD SAW-less superheterodyne receiver with blocker-resilient band-pass filter and multi-stage HR in 28nm CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>Madadi, Iman; Tohidian, Massoud; Cornelissens, Koen; Vandenameele, Patrick; Staszewski, Robert Bogdan</td>
</tr>
<tr>
<td><strong>Publication date</strong></td>
<td>2015-06-19</td>
</tr>
<tr>
<td><strong>Publication information</strong></td>
<td>Proceedings of IEEE Symposium on VLSI Circuits (VLSI), Kyoto, Japan 2015</td>
</tr>
<tr>
<td><strong>Conference details</strong></td>
<td>IEEE 2015 Symposium on VLSI Circuits (VLSI), Kyoto, Japan, 17 -19 June 2015</td>
</tr>
<tr>
<td><strong>Publisher</strong></td>
<td>IEEE</td>
</tr>
<tr>
<td><strong>Item record/more information</strong></td>
<td><a href="http://hdl.handle.net/10197/7301">http://hdl.handle.net/10197/7301</a></td>
</tr>
<tr>
<td><strong>Publisher's statement</strong></td>
<td>© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.</td>
</tr>
<tr>
<td><strong>Publisher's version (DOI)</strong></td>
<td><a href="http://dx.doi.org/10.1109/VLSIC.2015.7231302">http://dx.doi.org/10.1109/VLSIC.2015.7231302</a></td>
</tr>
</tbody>
</table>
Some rights reserved. For more information, please see the item record link above.
A TDD/FDD SAW-Less Superheterodyne Receiver with Blocker-Resilient Band-Pass Filter and Multi-Stage HR in 28nm CMOS

Iman Madadi1, Massoud Tohidian1, Koen Cornelissens2, Patrick Vandenameele2, R. Bogdan Staszewski1, 3
1Delft University of Technology, Delft, The Netherlands 2M4S/Hisilicon, Leuven, Belgium 3UCD, Dublin, Ireland

Abstract
A SAW-less discrete-time superheterodyne receiver (RX) with multi-stage harmonic rejection in 28nm CMOS, featuring highly linear LNTA, employs a novel blocker-resilient octal charge-sharing band-pass filter to achieve low power consumption. The RX features NF of 2.1 to 2.6 dB, and IIP3 of 8 to 14 dBm, while drawing only 24 to 37 mW in different operating modes.

Introduction
Conventional multi-band, multi-standard receivers (RXs) require many duplexers, SAW filters and switches, typically one per band. To reduce cost and size, the trend is to eliminate SAW filters and switches by using a highly linear wideband RX [1]-[4]. As a consequence, the isolation of transmitter (TX)-to-RX, and the suppression of TX interferers are worsening, which all further increase RX linearity requirements in FDD modes. The reduced out-of-band (OB) filtering implies very tough IIP2 requirement for zero-IF (ZIF) receivers, thus requiring highly sophisticated calibration algorithms to be frequently run due to PVT and channel variations. There are many other issues associated with ZIF, such as time-variant dc offsets, sensitivity to flicker noise, and large in-band LO leakage. On the other hand, superheterodyne architectures [5], [6] do not experience the aforementioned problems thanks to their high IF. Note that a high-IF RX can have a theoretically infinite IIP2 because a modulated blocker at the input will be down-converted to around dc, thus completely filtered out.

The full-rate high-IF RX in [6] operates in discrete-time (DT) using a quadrature charge-sharing (CS) band-pass filter (BPF) to realize a highly reconfigurable RX solution of small die area and high power efficiency. As in any wideband RX, the linearity and tolerance to out-of-band blockers mainly depends on its first filter’s selectivity. Unfortunately, the quadrature CS-BPF has insufficient blocker rejection to support the SAW-less operation. In this work, we propose a novel CS-BPF that utilizes an octal-phase (i.e., eight 45°-separated) signaling and an extra pole to improve filtering and harmonic rejection (HR). Combined with a highly linear wideband LNTA, the first-ever high-IF SAW-less RX is thus demonstrated.

Recevier Architecture
The proposed RX is shown in Fig. 1. The input voltage is converted to current by LNTA and down-converted to high-IF by octal DT sampling mixer. After the mixer, the sampled down-converted signal is fed to the DT octal CS-BPF to attenuate images and out-of-band blockers. To reduce its power consumption, the decimation by 2 is performed for the 1st CS-BPF by integrating two samples, thus giving rise to the anti-aliasing sinc-type transfer function. In addition to the intrinsic 3rd/5th HR of the CS-BPF, further harmonics rejection can be performed by turning on the additional HR block. A 2nd CS-BPF is cascaded via inverter-based \( g_{m} \)-cells providing flicker-noise-free gain. The sufficient front-end filtering (unlike in [6]) allows to directly digitize the IF signal using a low power ADC, and move baseband filtering into digital domain. As calculated, a 10b 400 MS/s ADC is enough after the two stages of CS-BPF filters, while consuming less than only 2mW with the state-of-the-art SAR ADC structure [7].

Charge-Sharing Band-Pass Filter (CS-BPF)
The proposed blocker-resilient octal CS-BPF of Fig. 2 features a sharp and highly linear transfer function (TF) in order to filter the images and out-of-band blockers even at 3rd/5th harmonics of LO. The inputs are charge packages (\( q_{0}, q_{45}, \ldots q_{315} \)) with different phases provided by the DT mixer. In each phase, \( \phi_{t} = \phi_{0, t} \), the rotating capacitor \( C_{R} \) takes a charge from the input \( C_{H} \) capacitor. In the following phase, \( C_{R} \) is connected to the output \( C_{H} \) and so on. As shown in Fig. 2, this technique creates a complex BPF centered at \( f_{IF} \) due to the charge-sharing between input charges of different 45° phases cascaded by the 1st-order LPF positioned at the output without any folding and replicas within \( -f_{s}/2 \) to \( f_{s}/2 \). The OB blocker filtering is improved significantly compared to [6] by increasing the number of input phases of CS-BPF and adding LPF pole between the complex poles due to the circulation of charge between the complex input charges. The center frequency of the filter is fully controllable by the ratio of \( C_{R}/C_{H} \) and sampling frequency, thus making it insensitive to PVT.

Harmonic Rejection (HR)
The principle of the proposed HR in CS-BPF is shown in Fig. 3 ("stage-1"). Although the 1st and 3rd/5th input harmonics are down-converted to the same IF frequency by the octal mixer, their phases remain preserved. Therefore, instead of storing the harmonic information in the frequency domain, as is the case before the mixer, it is now stored in the 8 mixer output lines and will be preserved as long as the number of lines is maintained. The charge-sharing phases of the signal for the 1st (blue) and 3rd (red) harmonics are shown in Fig. 3 (top). Fig. 3 (bottom) shows the corresponding phase rotation vectors. The
phase difference between two adjacent lines for the 1st and 3rd/5th harmonics are π/4 and -(3π/4)/(-5π/4), respectively. This harmonic phase difference is sensed by CS-BPF. Their different transfer functions (TF) are shown in Fig. 3 (bottom). The HR is 22dB for each CS-BPF, which can be continuously improved by cascading CS-BPFs since the octal format fully preserves the harmonic information. HR is further improved by the proposed “stage-2” HR block. It consists of four X1 blocks, each having three identical gm-cells adding three adjacent vectors, resulting in amplification of 1st harmonic vectors and partial rejection of 3rd/5th harmonics. The two proposed techniques are insensitive to mismatches and do not require any calibration, whereas other well-known approaches, such as HR-mixers or gm-weighting, are sensitive to mismatch. Also, HR of those approaches cannot be further improved because the combined output signals are converted to I/Q (quadrature), thus aliasing the harmonic information.

Low Noise Transconductor Amplifier

Fig. 4(a) shows the fully differential schematic of the proposed LNTA simultaneously featuring low NF and high IIP3 (only single-ended signals are shown). The noise-canceling common-gate transistors (Mn1/Mn2) provide the RX input matching. The noise-canceling operation is as follows: the input signal gets amplified by transistors Mn1/Mn3 and Mn3 in a differential feed-forward manner, whereas the Mn1 channel thermal noise experiences subtraction at the output nodes because of the out-of-phase correlated noise voltages at Vx and Vxout. The 3rd-order non-linearity of Mn1 and Mn3 can be simultaneously cancelled at the differential output because Mn1 and Mn3 operate in weak and saturation regions, respectively, resulting in out-of-phase gm3 (3rd-order transconductance) to each other. Therefore, partial cancellation of IM3 component happens at the differential output. The cancelation happens at the desired frequency because at other frequencies an additional IM3 is generated due to the 2nd-order non-linearity of Mn3. Simulated (with extracted parasites) NF of LNTA is 1.5–1.6dB across 0.85–2.5GHz.

Experimental Results

Fig. 7 shows the chip photo of the RX in TSMC 28nm CMOS. Measured NF is 2.1–2.6dB across 0.85–2.5GHz, as shown in Fig. 4(b), while providing 29–35dB gain. Peak IIP3 of +14dB is achieved for 2G/3G at max gain. The measured wideband TF in the normal and HR modes for three ICs is shown in Fig. 5(a). The IF image rejection of more than 65dB is achieved in all three ICs. The worst-case HR of 58dB is achieved when the HR-block is enabled: 44dB from the two-stage CS-BPFs and the rest from the HR-block. The measured normalized TF is shown in Fig. 5(b) for different bands. The RX bandwidth is 6.5MHz for 2G/3G and 20MHz for LTE, while IF frequency is -15MHz and -35MHz for 0.85–2.1GHz and 2.5GHz carriers, respectively. The RX consumes 24, 34 and 37mW from 0.9V supply at 0.85, 2.1 and 2.5GHz, respectively.

Table I compares the proposed DT-RX with state-of-the-art RXs. While being best-in-class in meeting the key performance parameters without any calibration, its power consumption and area are generally the lowest, and it does not suffer from any issues related to dc offsets, flicker noise or IM2 products since its IIP2 is infinite.

References